U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number (Also Form PTO-1050

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

Page	of	

PATENT NO. : 7.363.472 APPLICATION NO.: 09/972,797

ISSUE DATE : April 22, 2008

INVENTOR(S) Dave Stuttard; Dave Williams; Eamon O'Dea; Gordon Faulds; John Rhoades; Ken Cameron; Phil Atkin;

Paul Winser; Russell David; Ray McConnell; Tim Day and Trey Green

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Related Foreign Data:

United Kingdom 9908199.4, filed on April 9, 1999. United Kingdom 9908201.8, filed on April 9, 1999. United Kingdom 9908203.4, filed on April 9, 1999. United Kingdom 9908204.2, filed on April 9, 1999. United Kingdom 9908205.9, filed on April 9, 1999. United Kingdom 9908209.1, filed on April 9, 1999. United Kingdom 9908211.7, filed on April 9, 1999. United Kingdom 9908214.1, filed on April 9, 1999. United Kingdom 9908219.0, filed on April 9, 1999. United Kingdom 9908222.4, filed on April 9, 1999. United Kingdom 9908225.7, filed on April 9, 1999. United Kingdom 9908226.5, filed on April 9, 1999. United Kingdom 9908227.3, filed on April 9, 1999. United Kingdom 9908228.1, filed on April 9, 1999. United Kingdom 9908229.9, filed on April 9, 1999. United Kingdom 9908230.7, filed on April 9, 1999.

See Pages 2 and 3: Claims 2, 4 and 7 (corrections attached hereto).

MAILING ADDRESS OF SENDER (Please do not use customer number below):

GLENN PATENT GROUP

3475 Edison Way, Suite L

Menlo Park, CA 94025

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria. VA 22313-1450.

Claims 1, 2, 4 and 7 should read as follows:

Claim 1: A method of retrieving a data item from a memory unit in a data processing apparatus comprising a SIMD (single instruction multiple data) array of processing elements, wherein the processing elements are operably divided into a plurality of processing blocks, the processing blocks being operable to process respective groups of data items and wherein the data processing apparatus includes a said memory unit in which data items are stored at addresses therein, and to which the plurality of processing elements have access to the memory unit, the method comprisina:

for each processing element in the array which requires access to the memory unit, setting an access indicator to indicate that the processing element concerned requires access to the memory unit, and storing a target address of the memory unit to which such access is required:

selecting one of the processing elements having the access indicator set, and retrieving the stored target address from that selected processing element;

transmitting the retrieved target address and transaction identification information to the processing elements in the array;

for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and if the stored and transmitted target addresses are equivalent, clearing the access indicator and storing the transaction identification information:

retrieving at least one data item stored at the transmitted target address in the memory unit; transmitting the retrieved data item and associated transaction identification information to the processing elements in the array; and

for each processing element having stored transaction identification information, comparing the stored transaction identification information with the transmitted transaction identification information, and if the stored transaction information is equivalent to the transmitted transaction information, receiving the retrieved data item.

Claim 2: A method of writing data items to a memory unit in a data processing apparatus comprising a SIMD (single instruction multiple data) array of processing elements, wherein the processing elements are operably divided into a plurality of processing blocks, the processing blocks being operable to process respective groups of data items, and wherein the data processing apparatus includes the memory unit in which data items are stored at addresses therein, and to which the plurality of processing elements have access the method comprising:

for each processing element in the array which requires access to the memory unit, setting an access indicator to indicate that the processing element concerned requires access to the memory unit, and storing a target address of the memory unit to which such access is required:

selecting one of the processing elements having the access indicator set, and retrieving the stored target address from that selected processing element;

transmitting the retrieved target address and transaction identification information to all the processing elements in the array;

for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and if the stored and transmitted target addresses are equivalent, clearing the access indicator and storing the transaction identification information; transmitting transaction identification information to the processing elements in the array.

for each processing element having stored transaction identification information, comparing the stored transaction identification information with the transmitted transaction identification information, and if the stored transaction information is equivalent to the transmitted transaction information, transmitting at least one data item to be stored in the memory unit at the target address; and

storing the transmitted data item at the target address in the memory unit.

Claim 4: In a data processing apparatus, a method of retrieving a data item from a memory unit in which data items are stored at addresses therein, said data processing apparatus further comprising an array of a plurality of processing elements which have access to the memory unit, the method comprising:

for each processing element in the array which requires access to the memory unit, setting an access indicator to indicate that the processing element concerned requires access to the memory unit, and storing a target address of the memory unit to which such access is required;

selecting one of the processing elements having the access indicator set, and retrieving the stored target address from that selected processing element:

transmitting the retrieved target address and transaction identification information to the processing elements in the array;

for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and if the stored and transmitted target addresses are equivalent, clearing the access indicator and storing the transaction identification information;

retrieving at least one data item stored at the transmitted target address in the memory unit

transmitting the retrieved data item and associated transaction identification information to the processing elements in the array; and

for each processing element having stored transaction identification information, comparing the stored transaction identification information with the transmitted transaction identification information, and if the stored transaction information is equivalent to the transmitted transaction information, receiving the retrieved data item.

Claim 7: A method of writing data items to a memory unit in a data processing apparatus including the memory unit in which data items are stored at addresses therein, and an array of a plurality of processing elements which have access to the memory unit, the method comprising:

for each processing element in the array which requires access to the memory unit, setting an access indicator to indicate that the processing element concerned requires access to the memory unit, and storing a target address of the memory unit to which such access is required;

selecting one of the processing elements having the access indicator set, and retrieving the stored target address from that selected processing element;

transmitting the retrieved target address and transaction identification information to all the processing elements in the array:

for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and if the stored and transmitted target addresses are equivalent, clearing the access indicator and storing the transaction identification information;

transmitting transaction identification information to the processing elements in the array;

for each processing element having stored transaction identification information, comparing the stored transaction identification information with the transmitted transaction identification information, and if the stored transaction information is equivalent to the transmitted transaction information, transmitting at least one data item to be stored in the memory unit at the target address; and

storing the transmitted data item at the target address in the memory unit.



United States Patent and Trademark Office

COMMISSIONER FOR PATENTS UNITED STATES PATENT AND TRADEMARK OFFICE WASHINGTON, D.C. 20231

www.uspto.gov GRP ART UNIT FIL FEE REC'D ATTY.DOCKET.NO DRAWINGS IND CLAIMS APPLICATION NUMBER FILING DATE TOT OLDIMS 09/972.797 10/09/2001 2183 5483 032658-018 17 204 38

CONFIRMATION NO. 3642

Ronald L. Grudziecki BURNS, DOANE, SWECKER & MATHIS, L.L.P. P.O. Box 1404

UPDATED FILING RECEIPT *000000000008382293*

Alexandria, VA 22313-1404

Date Mailed: 07/02/2002

Receipt is acknowledged of this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE. NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Filing Receipt Corrections, facsimile number 703-746-9195. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

Dave Stuttard, Bristol, UNITED KINGDOM: Dave Williams, Gloucestershire, UNITED KINGDOM: Eamon O'Dea, Bristol, UNITED KINGDOM: Gordon Faulds, Gloucestershire, UNITED KINGDOM: John Rhoades, Bristol, UNITED KINGDOM: Ken Cameron, Bristol, UNITED KINGDOM; Phil Atkin, Wiltshire, UNITED KINGDOM: Paul Winser, Bristol, UNITED KINGDOM; Russell David, Wiltshire, UNITED KINGDOM: Ray McConnell, Bristol, UNITED KINGDOM: Tim Day, Bristol, UNITED KINGDOM: Trey Greer, Chapel Hill, NC;

Domestic Priority data as claimed by applicant

THIS APPLICATION IS A CON OF PCT/GB00/01332 04/07/2000

Foreign Applications

UNITED KINGDOM 9908199.4 04/09/1999 UNITED KINGDOM 9908201.8 04/09/1999 UNITED KINGDOM 9908203 4 04/09/1999 UNITED KINGDOM 9908204.2 04/09/1999 UNITED KINGDOM 9908205 9 04/09/1999 UNITED KINGDOM 9908209.1 04/09/1999 UNITED KINGDOM 9908211.7 04/09/1999 UNITED KINGDOM 9908214.1 04/09/1999

UNITED KINGDOM 9908219.0 04/09/1999

DOCKETED

BURNS, DOANE, SWECKER &

MATHIS, L.L.P. RECEIVED

Haselfine
032658-018 ML 10
RLG | KBL

UNITED KINGDOM 9908222.4 04/99/1999 UNITED KINGDOM 9908225.7 04/09/1999 UNITED KINGDOM 9908225.7 04/09/1999 UNITED KINGDOM 9908227.3 04/09/1999 UNITED KINGDOM 9908227.3 04/09/1999 UNITED KINGDOM 9908229.9 04/09/1999 UNITED KINGDOM 9908229.9 04/09/1999 UNITED KINGDOM 9908229.9 04/09/1999 UNITED KINGDOM 9908229.9 04/09/1999

If Required, Foreign Filing License Granted 11/13/2001

Projected Publication Date: 10/10/2002

Non-Publication Request: No

Early Publication Request: No

** SMALL FNTITY **

Title

Parallel data processing apparatus

Preliminary Class

712

LICENSE FOR FOREIGN FILING UNDER Title 35, United States Code, Section 184 Title 37, Code of Federal Regulations, 5.11 & 5.15

GRANTED

The applicant has been granted a license under 35 U.S.C. 184, if the phrase "IF REQUIRED, FOREIGN FILING LICENSE GRANTED" followed by a date appears on this form. Such licenses are issued in all applications where the conditions for issuance of a license have been met, regardless of whether or not a license may be required as set forth in 37 CFR 5.15. The scope and limitations of this license are set forth in 37 CFR 5.15(a) unless an earlier license has been issued under 37 CFR 5.15(b). The license is subject to revocation upon written notification. The date indicated is the effective date of the license, unless an earlier license of similar scope has been granted under 37 CFR 5.13 of 5.14.

This license is to be retained by the licensee and may be used at any time on or after the effective date thereof unless it is revoked. This license is automatically transferred to any related applications(s) filed under 37 CFR 1.53(d). This license is not retroactive.

The grant of a license does not in any way lessen the responsibility of a licensee for the security of the subject matter as imposed by any Government contract or the provisions of existing laws relating to espinage and the national security or the export of technical data. Licensees should apprise themselves of current regulations especially with respect to certain countries, of other agencies, particularly the Office of Defense Trade Controls, Department of State (with respect to Arms, Munitions and Implements of War (22 CFR 121-128); the Office of Export Administration, Department of Commerce (15 CFR 370.10 (ji); the Office of Foreign Assets Control, Department of Treasury (31 CFR Parts 500+) and the Department of Energy.

NOT GRANTED



is input into the PE register file 1061b. When the transaction ID is returned to the processing block, the processing elements compare the stored transaction ID with the incoming transaction ID, in order to recover the data

Using transaction IDs in place of simply storing the 5 accessed address information enables multiple memory accesses to be carried, and then returned in any order.

Booth multiplication is achieved using the B multiplexer 212, which is shown in more detail in FIG. 14. The B multiplexer 212 receives inputs 230 from the V and P 10 registers and from the MEE 1602. The B multiplexer 212 includes a Booth recode table 218 and a shift and complement unit 220. The Booth recode table 218 receives inputs 224, 226 from the two least significant bits of the S register and from a Booth register (S reg and Boothreg). Booth 15 recoding is based on these inputs and the Booth recode table transforms these bits into shift, transport and invert control bits which are fed to the shift and complement unit 220. The shift and complement unit 220 applies shift, transport and invert operations to the contents of the V register. The shift 20 operation shifts the V register one bit to the left, shifting in a 0, and the transport and invert bits cause the possibly shifted result to be transported, inverted or zeroed or a combination of those.

FIG. 15 shows a block diagram of the alu 214 of the 25 processor element shown in FIG. 13. The alu 214 receives 10 bit inputs 234 from the A and B multiplexers 210 and 212, and also receives inputs 244 and 246 from the BoothCarryIn and CarryReg registers. The alu 214 also receives instructions from the controller. The alu 214 includes a carry 30 propagate unit 236, a carry generate unit 238 and a carry select unit 242. The alu also includes an exclusive OR (XOR) gate 250 for determining the alu result output. A CarryChain unit 240 receives inputs from Carry propagate unit 236 and the carry generate unit 238, and outputs a result 35 to the XOR gate 250.

The various units in the alu 214 operate to carry out instructions issued by the controller. The invention claimed is:

1. A method of retrieving a data item from a memory unit 40 in a data processing apparatus comprising a SIMD (single instruction multiple data) array of processing elements. wherein the processing elements are operably divided into a plurality of processing blocks, the processing blocks being operable to process respective groups of data items and 45 wherein the data processing apparatus includes said memory unit in which data items are stored at addresses therein, and to which the plurality of processing elements have access, the method comprising:

for each processing element in the array which requires 50 access to the memory unit, setting an access indicator to indicate that the processing element concerned requires access to the memory unit, and storing a target address of the memory unit to which such access is required;

selecting one of the processing elements having the access indicator set, and retrieving the stored target address from that selected processing element;

transmitting the retrieved target address and transaction

for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and it the stored and transmitted target addresses are equivalent, clearing the access 65 indicator and storing the transaction identification information;

retrieving at least one data item stored at the transmitted target address in the memory unit;

transmitting the at least one retrieved data item and associated transaction identification information to the processing elements in the array; and

for each processing element having stored transaction identification information, comparing the stored transaction identification information with the transmitted transaction identification information, and if the stored transaction information is equivalent to the transmitted transaction information, receiving the or each retrieved data item

2. A method of writing data items to a memory unit in a data processing apparatus comprising a SIMD (single instruction multiple data) array of processing elements, wherein the processing elements are operably divided into a plurality of processing blocks, the processing blocks being operable to process respective groups of data items, and wherein the data processing apparatus includes the memory unit in which data items are stored at addresses therein, and to which the plurality of processing elements have access the method comprising:

for each processing element in the array which requires access to the memory unit, setting an access indicator to indicate that the processing element concerned requires access to the memory unit, and storing a target address of the memory unit to which such access is required:

selecting one of the processing elements having the access indicator set, and retrieving the stored target address from that selected processing element;

transmitting the retrieved target address and transaction identification information to all the processing elements in the array:

for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and if the stored and transmitted target addresses are equivalent, clearing the access indicator and storing the transaction identification information:

transmitting transaction identification information to the processing elements in the array;

for each processing element having stored transaction identification information, comparing the stored transaction identification information with the transmitted transaction identification information, and if the stored transaction information is equivalent to the transmitted transaction information, transmitting at least one data item to be stored in the memory unit at the target address; and

storing the at-least one transmitted data item at the target address in the memory unit.

3. A method as claimed in claim 2, wherein processing elements store data items at respective regions of the target 55 memory address.

4. In a data processing apparatus, a method of retrieving a data item from a memory unit in which data items are stored at addresses therein, said data processing apparatus further comprising an array of a plurality of processing identification information to the processing elements in 60 elements which have access to the memory unit, the method comprising:

> for each processing element in the array which requires access to the memory unit, setting an access indicator to indicate that the processing element concerned requires access to the memory unit, and storing a target address of the memory unit to which such access is required:

- selecting one of the processing elements having the access indicator set, and retrieving the stored target address from that selected processing element;
- transmitting the retrieved target address and transaction identification information to the processing elements in 5 the array:
- for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and if the stored and transmitted target addresses are equivalent, clearing the access 10 indicator and storing the transaction, identification information:
- retrieving at least one data item stored at the transmitted target address in the memory unit;
- transmitting the at least one retrieved data item and 15 associated transaction identification information to the processing elements in the array; and
- for each processing element having stored transaction identification information, comparing the stored transaction identification information with the transmitted 20 transaction identification information and if the stored transaction information is equivalent to the transmitted transaction information, receiving the at-least-one retrieved data item.
- 5. A method as claimed in claim 4, wherein retrieved data 25 is returned in the order in which the transaction identification information is produced.
- A method as claimed in claim 4, wherein the retrieved data is returned in the order in which it is retrieved from the memory.
- 7. A method of writing data items to a memory unit in a data processing apparatus including the memory unit in which data items are stored at addresses therein, and an array of a plurality of processing elements which have access to the memory unit, the method comprising.
 - for each processing element in the array which requires access to the memory unit, setting an access indicator to indicate that the processing element concerned

- requires access to the memory unit, and storing a target address of the memory unit to which such access is required:
- selecting one of the processing elements having the access indicator set, and retrieving the stored target address from that selected processing element;
- transmitting the retrieved target address and transaction identification information to all the processing elements in the array;
- for each processing element having the access indicator set, comparing the transmitted target address with the stored target address, and if the stored and transmitted target addresses are equivalent, clearing the access indicator and storing the transaction identification information.
- transmitting transaction identification information to the processing elements in the array:
- for each processing element having stored transaction, identification information, comparing the stored transaction identification information, with the transmitted transaction information information and if the stored transaction information is equivalent to the transmitted transaction information is equivalent to the transmitted transaction information, transmitting at least one data item to be stored in the memory unit at the target address; and
- storing the at least one transmitted data item at the, target address in the memory unit.
- A method as claimed in claim 7, wherein processing elements store data items at respective regions of the target memory address.
- 9. A data processing apparatus comprising a SIMD (single instruction multiple data) array of processing elements, data storage means for storing data items for access by the processing elements, and control means for controlling 35 access to the storage means in accordance with a method as claimed in claim 8.

(COPY